JC978 U.S. PTO
10/028001
12/28/01

JC4/958

RB

PATENT NUMBER and ISSUE DATE

U.S. UTILITY Patent Application

APPL. NUM.	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
[illegible]	[illegible]	365		2818	[illegible]

Forbes Leonard; Eldridge Jerome; Ahn Kie;

2818

CONTINUING DATA VERIFIED:

THIS APPLICATION IS A CIP OF 09/943,134 08/30/2001 TH

** FOREIGN APPLICATIONS VERIFIED:

BEST AVAILABLE COPY

PTO-PUB DO NOT PUBL ☐	RESTRICT ☐	
Foreign priority claimed	☐ yes ☑ no	ATTORNEY DOCKET NO
35 USC 119 conditions met	☐ yes ☐ no	1303.035US1
Verified and Acknowledged Examiner's Initials	TH	

TITLE : Programmable array logic or memory with p-channel devices and asymmetrical tunnel barriers

FORMAL DRAWINGS

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
11/19/03	TH-TH HO Assistant Examiner 11/03	Total Claims 22	Print Claim for O.G 1
ISSUE FEE		**DRAWING**	
Amount Due $1,630	Date Paid	Sheets Drwg. 17	Figs.Drwg. 24 / Print Fig. 3
☐ TERMINAL DISCLAMER	David Nelms Supervisory Patent Examiner Technology Center 2800 Primary Examiner	Application Examiner	
	PREPARED FOR ISSUE		

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM

(Attached in pocket on right inside flap)